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Analytical Drain Current Model of
One-Dimensional Ballistic Schottky-Barrier
Transistors
Igor Bejenari, Michael Schro¨ter, Senior Member, IEEE, and Martin Claus
Abstract—A new analytical model based on the WKB approx-
imation for MOSFET-like one-dimensional ballistic transistors
with Schottky-Barrier contacts has been developed for the drain
current. By using a proper approximation of both the Fermi-
Dirac distribution function and transmission probability, an
analytical solution for the Landauer integral was obtained, which
overcomes the limitations of existing models and extends their
applicability toward high bias voltages needed for analog appli-
cations. The simulations of transfer and output characteristics
are found to be in agreement with the experimental data for sub
10 nm CNTFETs.
Index Terms—Carbon-nanotube field-effect transistor (CNT-
FET), analytical transport model, Schottky barrier (SB), tunnel-
ing, Wentzel-Kramers-Brillouin (WKB) approximation.
I. INTRODUCTION
S
OME of the recent requirements for CMOS technology
listed in the International Roadmap for Devices and
Systems (IRDS) [1] include high–mobility channel materials,
gate–all–around (nanowire) structures, scaling down supply
voltages lower than 0.6 V, controlling source/drain series resis-
tance within tolerable limits, and fabrication of advanced non-
planar multi–gate and nanowire MOSFETs with gate lengths
below 10 nm. Along with FETs based on semiconductor
nanowires, carbon-nanotube FETs (CNTFETs) satisfy these
requirements [2]–[4]. Downscaling the transistor dimensions
goes along with a transformation of ohmic contacts into
Schottky contacts [5], [6]. Due to a possible low channel resis-
tance (or even ballistic conduction), the metal-semiconductor
contact resistance can significantly affect or even dominate the
performance of Schottky–barrier (SB) transistors [7]–[9].
Unlike conventional transistors with ohmic contacts, SB
transistors operate not only by varying the channel potential
but also by changing the shape of the SB, which induces
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a voltage dependence in the contact resistance due to the
variation of the source and drain transparency. The latter
depends on the type of metal contact (i.e. Pd, Rh, Pt, Ti or
Al), the surface preparation, annealing conditions, the CNT
diameter, and the electrostatic potential [9]–[11]. Moreover, an
external bias modulates the dimensional characteristics (height
and width) and thus the transparency, of the SBs located at
the interfaces between the internal channel and S/D metal
contacts [12], [13].
For circuit design, the description of the device behavior
based on the nonequilibrium Greens function (NEGF) method,
Wigner transport equation, and Boltzmann equation formalism
is unsuitable in terms of memory and time [2], [14]–[16]. To
reduce the computation time, simplified semi–analytical mod-
els have been proposed to analyze the I − V characteristics
of quasi-1D SB-FETs solving the current integral involved in
the transport calculations numerically [17]–[24]. Even though
these models are a very good compromise between accuracy
and computational efficiency, they are still not suitable for
circuit simulation in a SPICE-like environment. For practical
circuit design, compact models are required. Different simple
analytical expressions for the drain current obtained by using
an energy independent transmission probability have been
reported in the literature for SB-FETs [16], [25]–[28]. In
these models, the simulated I − V characteristics agree with
experimental data in a limited bias range [16], [29]. Also,
the simulation results do not agree well with those based
on a numerical solution of the current integral. The semi–
empirical virtual source model based on a set of empirical
fitting parameters is reliable in the framework of experimental
data [30]–[32], but it cannot be used for predictions.
In this paper, we demonstrate the analytical drain current
model free from numerical computation of the current integral.
It allows to simulate I − V characteristics of MOSFET-like
one-dimensional transistors with SB contacts with reduced
computation time. We adopt the pseudo-bulk approxima-
tion [33] to self–consistently estimate the channel potential
variation under applied bias with respect to channel charge.
The drain–current model captures a number of features such
as ballistic transport, transmission through the SB contacts,
and ambipolar conduction. It can be applied to quasi-1D
SB-FETs based on both nanowires and nanotubes at large
bias voltages. The proposed analytical model can replace the
transport equations in empirical-based compact models [34],
[35] to improve their applicability.c©2017 IEEE. Personal use of this material is permitted.
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II. TRANSPORT MODEL
A. Energy Band Model
The band model used was adopted from the evanescent
mode analysis approach [17]–[19], [36]. The electrostatic po-
tential, ψ(r), inside a transistor contains a transverse potential
ψt(r), which describes the electrostatics perpendicular to the
channel and represents a partial solution of Poisson’s equation,
as well as a longitudinal potential ψl(r) called evanescent
mode, responsible for the potential variation along the channel.
The transverse potential inside the channel is reduced to
ψt(r) ≈ ψcc, where ψcc is the channel (surface) potential at
the current control point [37], [38]. The longitudinal solution
ψl(r) is obtained solving the Laplace equation along the trans-
port direction. Therefore, near the source and drain contacts,
the conduction subband edge in the left (EcL) and right (E
c
R)
regions can be given by
EcL(z) = Em,0 − qψcc + Esb exp
(
− z
λ
)
, (1)
EcR(z) = Em,0 − qψcc + Edb exp
(
z − L
λ
)
, (2)
where L is the total length of the channel, λ is a
characteristic length of the decaying electrostatic poten-
tial that can be interpreted as an effective SB width and
E
s(d)
b = φb + qψcc − Em,0 − qVs(d) is the bias dependent
potential barrier height with respect to the bottom of the
mth conduction subband Em,0 − qψcc at the source and
drain contacts, correspondingly. For cylindrical gate-all-around
FETs, the asymptotic value of λ is approximately given by
(2κtox + dch)/4.81, where κ = ǫch/ǫox can be obtained if the
oxide thickness, tox, is significantly smaller than the channel
diameter, dch [36]. For gate-all-around CNTFETs, the CNT
diameter, dCNT, is often smaller than the oxide thickness,
therefore, the asymptotic value of λ is slightly modified [31].
In the case of double-gate FETs, the similar approximation of
the characteristic length reads λ ≈ (2κtox + tch)/π, where tch
is the thickness of the channel [36].
Fig. 1 shows the conduction band profile along the channel.
The gate length Lg of the device coincides with the channel
length L. The metal-semiconductor barrier height referenced
to source Fermi level EFs is described by a bias independent
parameter, φb, which is commonly defined by the difference
between the metal work function, φM , and semiconductor
electron affinity, χSC , i.e., φb ≈ φM − χSC [13], [39], [40].
For holes, the similar parameter φhb is given by φ
h
b = Eg − φb,
where Eg = 2Em,0 is the band gap. The source and drain
Fermi levels EFs and EFd, respectively, are related as EFd =
EFs−qVds, where Vds = Vd−Vs is the drain–source voltage.
For the sake of simplicity, we further assume that the source
voltage is equal to zero, Vs = 0. Fig. 1 describes different
injection mechanisms in the device. Region 1 corresponds to
a thermionic current due to thermally excited electrons mainly
injected from the source into the channel without reflection.
These electrons have enough energy to overcome the potential
barrier. The electrons with energy belonging to region 2 tunnel
from the source through the barrier into the channel and
Em,0
qψcc
Em,0 − qψccSource Drain
•~k+ •
TE
EFs = 0
EFd
φb E
s
b
φbEdb
qVds
• • • • •
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Fig. 1. Energy band diagram describing the thermionic emission (TE) current
in region 1, thermionic–field emission (TFE) and field emission (FE) tunneling
from source into region 2, as well as FE tunneling from both source and drain
into region 3. The TE and TFE tunneling from drain into channel are not
shown. At equilibrium, the Fermi level EFs of the source contact is in the
middle of the tube bandgap Eg .
propagate towards the drain contact. Due to their large energy,
these electrons overcome the barrier in the drain region and
are absorbed by the drain contact without reflection. Belonging
to the same interval of energy, the thermally excited electrons
injected from the drain freely propagate in the channel and
can tunnel through the potential barrier located at the source.
Region 3 is limited from below by the electron subband edge
and from above by the top of the drain barrier. In this case, the
electrons tunnel from both the source and drain through the
SBs into the channel. After multiple reflections between the
barriers, these electrons are absorbed in the source or drain
contacts. The multiple reflection represents a second order
contribution to the total current.
The contribution of electrons injected from the source and
drain to the total current depends on both the energy dependent
transmission through the channel and electron distribution in
the contacts.
B. Piece-Wise Approximation of Fermi-Dirac Distribution
Function
The electron distribution in the source/drain contacts is
given by the equilibrium Fermi-Dirac distribution function
fFD(E − EF ) = 1/ {exp [(E − EF ) /kBT ] + 1}. To find an
analytical expression for the current, we use a piece-wise
approximation for fFD(E) given by
fapp(E) =


1− 12 exp
(
E−EF
c1kBT
)
, E ≤ EF
1
2 exp
(
EF−E
c1kBT
)
, EF < E < EF + c2kBT
exp
(
EF−E
kBT
)
, E ≥ EF + c2kBT
(3)
where factor c1 = 2 ln(2) was introduced to get a
similar curvature of fapp(E) compared to fFD(E).
The value of c1 is defined by requesting the areas
under the fapp(E) and fFD(E) curves to be equal, i.e.,∫∞
EF
fFD(E − EF )dE = 0.5
∫∞
EF
exp [(EF − E)/c1kBT ] dE.
Parameter c2 = 2 ln
2(2)/(2 ln(2)− 1) ≈ 2.49 is obtained
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from the requirement for continuity of fapp(E) at
EF + c2kBT .
The approximation fapp(E) provides accurate values of the
electron distribution function at different temperatures in the
whole energy range with a maximum relative error of about
6-9 percent in the vicinity of Fermi level EF .
C. Barrier Transmission Probability
In order to estimate the transparency of the source/drain
contacts, we use the transmission probability across each SB
obtained in the framework of the Wentzel–Kramers–Brillouin
(WKB) approximation. Using the effective mass (parabolic
band) approach, the probability T
s(d)
WKB(E) for electrons to
tunnel through an exponential decaying potential barrier of
the kind Esb exp (−z/λ) or Edb exp [(z − L)/λ] is given by
the following expression [19]
T
s(d)
WKB(E) = exp
{
−α
√
E
s(d)
b γ
(
E/E
s(d)
b
)}
, (4)
γ(x) =
√
1− x−√x arctan
(√
1−x
x
)
, (5)
where α = 4λ
√
m∗/h¯. For CNTs, the electron effective mass
is m∗ = 8Em,0h¯2/3a2V 2pi with a = 2.49 A˚ - carbon–carbon
atom distance and Vpi = 3.033eV – carbon π−π bond energy
in the tight binding model [41].
To obtain an analytical expression for the current, we use
the following approximation for γ(x) in (4)
γapp(x) = px− (p+ 1)
√
x+ 1, (6)
p = (ϕγ(1/ϕ)− ϕ+√ϕ)/(1−√ϕ) ≈ 0.7113, (7)
where the quantity ϕ = (1 +
√
5)/2 represents the golden
ratio and x = E/E
s(d)
b is a dimensionless variable. The
absolute error of γapp(x) is less than 0.02 for all x ∈ [0, 1].
Nevertheless, the implementation of γapp(x) in (4) leads
to an increase of relative error of the approximate trans-
mission probability T
s(d)
app (E) with gate voltage due to term
E
s(d)
b . To reduce the relative error, we introduce a cor-
rection factor exp
[
α∆
√
E
s(d)
b
]
with the constant ∆ <
max |γ(x)− γapp(x)| in the final expression of current. The
approximate transmission probability T sapp(E) based on (4)
and (6) is used in region 2 if there is only one potential barrier.
The probability of electron transmission through the po-
tential barrier increases with energy. At a large gate volt-
age, electrons with high energy or close to the Fermi level
tunnel through the thin potential barrier with a rather small
reflection probability 1− T s(d)WKB(E) and mainly contribute to
the current, whereas the contribution of electrons with low
energy is not essential due to a small transmission probability
T
s(d)
WKB(E). Hence, in region 3 (see Fig. 1), the multiple
reflections between two potential barriers can be neglected.
In this case, the total transmission probability reads
T2b(E) = T
s
WKB(E)T
d
WKB(E). (8)
The approximate total transmission probability T 2bapp(E) can
be obtained by using (4)–(8).
The presented approach is valid if electron-phonon scatter-
ing is relatively small, i.e., the channel length L is of the order
of an electron mean free path Lmfp, such that L/Lmfp < 1/T b,
where T b is an average value of the SB transmission proba-
bility characterizing a source/drain contact transparency [12].
Depending on the applied bias, the mean free path Lmfp can
vary from 60 to 200 nm [42]–[46] at room temperature in
CNTFETs. Also, the model does not take into account direct
source-to-drain tunneling and short–channel effects (e.g., SS
degradation and Drain-Induced Barrier Lowering), which are
determined purely by electrostatics and essentially affect the
current at L ≈ λ [12]. To extend our model for an analysis of
experimental data for short-channel devices, a semi–empirical
drain current formulation for the subthreshold region has been
introduced in Section III.
D. Total Current
To calculate the total electron current, we use the Landauer-
Buttiker approximation for a one-dimensional system [47]
I =
4q
h
∞∫
0
TWKB(E) [fFD(E − EFs)− fFD(E − EFd)] dE,
(9)
where the product of the spin and electron subband degen-
eracies gives a factor of 4 in front of the integral (9) for
CNTFETs. Here, the Fermi level in the source (drain) contact
is defined as EFs(d) = qψcc − Em,0 − qVs(d) with reference
to the bottom of the conduction subband in the channel.
Referring to the energy band diagram in Fig. 1, we can
categorize the components of source current into three types:
(i) thermionic emission (TE) over the potential barrier in
region 1, i.e., TWKB(E) = 1, (ii) field emission (FE) below
the source Fermi level EFs in regions 2 and 3, and (iii)
thermionic-field emission (TFE) through the potential barrier
at the energy between TE and FE in region 2. The components
of drain current also can be divided into these three types: (i)
TE over the potential barrier in region 1, (ii) FE tunneling
below the drain Fermi level EFd in region 3, and (iii) TFE
tunneling at the energy between TE and FE in regions 2 and
3. We neglect the source-to-drain and band-to-band tunneling
here.
The source (drain) component of TE current is defined as
I
s(d)
TE =
4q
h
kBT ln
[
1 + exp
(
−E
s(d)
TE
kBT
)]
, (10)
where E
s(d)
TE sets the minimum energy, with reference to the
source (drain) Fermi level, required for thermionic emission of
electrons from the source (drain) into the channel. For a small
gate voltage qψcc ≤ Em,0 − φb, it coincides with the bottom
of the conduction subband with reference to the source (drain)
Fermi level, i.e., E
s(d)
TE = Em,0 − qψcc + qVs(d). For a larger
gate voltage (Esb > 0), E
s(d)
TE = φb + qVs(d).
To obtain analytical expressions of the TFE and FE current
at qψcc > Em,0 − φb, we use both the approximate elec-
tron distribution function fapp(E) and approximate trans-
mission probability Tapp(E) = exp(−AE +B
√
E − C) in
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(9). If Edb < E < E
s
b , electrons tunnel through the SB lo-
cated at the source and the argument of Tapp(E) is de-
fined by A = αp/
√
Esb , B = α(p+ 1), and C = α
√
Esb .
If E < Edb , electrons tunnel through both SBs located
at the source and drain and the argument is deter-
mined by A = αp(1/
√
Esb + 1/
√
Edb ), B = 2α(p+ 1), and
C = α(
√
Esb +
√
Edb ). The contribution of electrons within
the energy range [E1, E2] to the source (drain) FE current
reads
I
s(d)
FE (E1, E2) = exp (C∆) [i0 (A,E1)− i0 (A,E2)
− 1
2
exp
(
E1 − EFs(d)
c1kBT
)
i0
(
A− 1
c1kBT
,E1
)
+
1
2
exp
(
E2 − EFs(d)
c1kBT
)
i0
(
A− 1
c1kBT
,E2
)]
, (11)
i0(y, E) =


4qTapp(E)
ha
[
B
2
√
pi
y r
(√
yE − B2√y
)
+ 1
]
, y > 0
8q
hB2Tapp(E)
[
1−B√E
]
, y = 0
4qTapp(E)
h|y|
[
B√
|y|F
(√
|y|E + B
2
√
|y|
)
− 1
]
, y < 0
(12)
where y is a variable and r(x) = exp(x2)erfc(x), such
that r(−x) = 2 exp(x2)− r(x). Both Dawson’s integral
F (x) = exp (−x2) ∫ x0 exp (t2)dt and the function r(x) can be
calculated by using elementary approximations [48]–[50]. The
source (drain) TFE current due to electrons within the energy
range [E1, E2] is given by
I
s(d)
TFE(E1, E2) =
[
e
(
EFs(d)−E1
c1kBT
)
i0
(
A+
1
c1kBT
,E1
)
−e
(
EFs(d)−E2
c1kBT
)
i0
(
A+
1
c1kBT
,E2
)]
eC∆
2
. (13)
If E1 > EFs(d) + c2kBT , then both the factors c1 in front
of thermal energy kBT and 1/2 in front of correction term
exp(C∆) are replaced by 1 in (13).
At a small gate voltage or large drain-source voltage Vds,
i.e., qψcc ≤ Em(0)− φb + qVds, there is only SB located at
the source (Esb > 0 and E
d
b ≤ 0). In this case, the source and
drain components of the total current are
Is =
{
IsFE(0, EFs) + I
s
TFE(EFs, E
s
b ) + I
s
TE , EFs ≥ 0
IsTFE(0, E
s
b ) + I
s
TE , EFs < 0
(14)
Id = IdTFE(0, E
s
b ) + I
d
TE . (15)
Two SBs affect the current for qψcc > Em(0)− φb + qVds,
i.e., 0 < Edb < E
s
b . In this case, the drain and source compo-
nents of the total current are given by
Is = θ(−EFs)
[
IsTFE(0, E
d
b ) + I
s
TFE(E
d
b , E
s
b ) + I
s
TE
]
+ θ(EFs)θ(E
d
b − EFs)
[
IsFE(0, EFs) + I
s
TFE(EFs, E
d
b )
+IsTFE(E
d
b , E
s
b ) + I
s
TE
]
+ θ(EFs − Edb )
[
IsFE(0, E
d
b ) + I
s
FE(E
d
b , EFs)
+IsTFE(EFs, E
s
b ) + I
s
TE ] , (16)
Id = θ(−EFd)
[
IdTFE(0, E
d
b ) + I
d
TFE(E
d
b , E
s
b ) + I
d
TE
]
+ θ(EFd)
[
IdFE(0, EFd) + I
d
TFE(EFd, E
d
b )
+IdTFE(E
d
b , E
s
b ) + I
d
TE
]
, (17)
where θ(x) is Heaviside step function. The total current is
I(Vgs, Vds) = I
s(Vgs, Vds)− Id(Vgs, Vds). (18)
Due to the electron–hole symmetry of the band structure in
a CNT, the total current Ia for ambipolar CNTFETs can be
defined as
Ia(Vgs, Vds) = I(Vgs, Vds) + I(Vds − Vgs, Vds), (19)
where Vgs is a gate voltage. The first (second) term corre-
sponds to a contribution of electrons (holes) to the total current
in (19).
The analytical expressions (14)–(19) are valid in the all bias
regions. These are smoothly connected without the need of
smoothing functions in the different bias regions.
III. SUBTHRESHOLD CURRENT FOR SHORT CHANNEL
DEVICES
For short-channel devices at a small gate voltage Vgs in
the subthreshold region, the thermionic current approximation
is not adequate because of a direct source-to-drain tunneling
[30], [32], [51]. For the sake of simplicity, we develop a semi-
empirical model in this case.
We expand ln(I) given by (18) in a Taylor series in the
vicinity of the flat band voltage qVFB = Em,0 − φb
ln(I) = ln [I(VFB)] +
∂ ln(I)
∂Vgs
(Vgs − VFB), (20)
where I(VFB) = I
s
TE(φb)− IdTE(φb + Vds) is the total TE
current defined at VFB . Using (10) and (20), we obtain the
total current in the subthreshold region at ψcc < VFB as
Isub = I0 exp
[
ln(10)
(Vgs−VFB)
SS
]
, (21)
I0 =
4q
h kBT ln
{
1+exp(−φb/kBT )
1+exp[−(φb+qVds)/kBT ]
}
, (22)
where the subthreshold slope SS = (d log10 I/dVgs)
−1
can
be approximated by simple expressions including fitting pa-
rameters [8], [12], [30], [31] or extracted from either the
experimental data [3], [4] or numerical calculations [15]. The
subthreshold current, Isub, is smoothly connected to the TFE
current at VFB .
IV. RESULTS
We compare the transport characteristics of SB-CNTFETs
obtained analytically and numerically. Also, we compare our
results with available experimental data. The total current is
analytically obtained by using (14)–(17). For comparison, we
numerically calculate the total current I solving (9) with (4)
and (8).
Fig. 2 shows the total current I calculated analytically and
numerically as a function of tube potential ψcc at different
values of drain–source voltage Vds for the SB-CNTFET with
a gate length of 20 nm. For given values of SB height
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Fig. 2. Total current I calculated analytically and numerically as a function
of tube potential ψcc at the drain–source voltage Vds equal to 0.1, 0.5,
and 2 V. CNT chirality (17, 0), bandgap Eg = 0.647 eV, CNT diameter
dCNT = 1.33 nm, SB hight φb = Eg/2, characteristic length λ = 3 nm,
gate length Lg = 20 nm, correction parameter ∆ = 0.0045 and temperature
T = 300 K. The empty squares correspond to numerically obtained data
taking into account multiple reflections of electron between the SBs [17].
The empty triangles relate to analytical drain current calculations within an
energy independent effective SB approximation [27] at the tunneling distance
dtun = 1.5 nm and Vds =0.1, 0.5, and 2 V.
and characteristic length, we have estimated the correction
parameter ∆ = 0.0045 using in (11) and (13) by a fitting
procedure. Both on linear and logarithmic scale, there is
a good agreement between the data obtained analytically
and numerically. The maximum relative error between the
analytical and numerical results is about 3 percent at a large
bias. The relative error decreases with a decrease of either the
SB height φb or characteristic length λ. At a small value of
drain–source voltage (Vds = 0.1 V), the total current smoothly
tends to a constant value with increase of gate bias. This
smooth dependence on the CNT potential is mainly due to
the reflection of electrons from both SBs located at the source
and drain. At a larger drain–source voltage (Vds = 0.5 and 2
V), the total current strongly depends on the gate voltage in
the whole interval of ψcc, because the contribution of electrons
injected from the drain into the channel is negligibly small due
to the large reflection of such electrons from the SB located
at the source.
Fig. 2 also shows data obtained with two prior models. The
first reference model [17] is based on the numerical calculation
of the Landauer integral taking into account electron multiple
reflections between SBs located at the source and drain.
The second reference model [27] is based on the energy
independent effective SB approach and provides an analytical
expression for the drain current. In this model, the tunneling
distance dtun represents a fitting parameter. Depending on the
applied bias, the source (drain) energy independent effective
SB height E
s(d)
b,eff with reference to the conduction band edge
is given by equation E
s(d)
b,eff = E
s(d)
b exp(−dtun/λ). If Vds is
below pinch-off and Vgs is in the vicinity of the threshold
voltage, our model slightly underestimates the drain current
compared to the first reference model due to the neglection of
0
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analytic
numeric
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Fig. 3. Intrinsic transconductance g∗m calculated analytically and numerically
as a function of tube potential ψcc at the drain–source voltage Vds equal to
0.1, 0.5, and 2 V. CNT chirality (17, 0), bandgap Eg = 0.647 eV, CNT
diameter dCNT = 1.33 nm, SB hight φb = Eg/2, characteristic length
λ = 3 nm, gate length Lg = 20 nm, correction parameter ∆ = 0.0045 and
temperature T = 300 K.
electron multiple reflections between SBs located at the source
and drain. In all other cases, the effect of electron multiple
reflections is negligible and the agreement between our model
and the first reference model is pretty good. By means of
fitting to the first reference (numerical) model, the optimum
value of dtun is estimated to be a half of the characteristic
length λ = 3 nm at different values of bias. In this case, E
s(d)
b,eff
is less than E
s(d)
b by 40 percent. The second reference model
roughly agrees with the other two models at small values of
Vds but displays large differences at large Vds. The reason is
that the analytical expression of the drain current in that model,
which corresponds to the TE current with a shifted Fermi level
and included energy independent transmission probability of
electrons, can be used at small Vds. The contribution of
the TE current to the total current is negligible compared
to the contribution of the TFE and FE currents at larger
Vds, so that it cannot adequately describe the drain current.
The comparison of the output characteristics obtained in the
different models gives similar conclusions. The other prior
analytical drain current models [16], [25], [28] have the similar
deficiency. Although these models differently define the energy
independent transmission probability of electrons and Fermi
level in the source/drain contacts, they are based on the
TE current formulation valid only at small bias. Additional
simulations based on the numerical integration of the Landauer
equation and our analytical drain current equation show good
correspondence for different temperatures, SB heights, and
characteristic length. Therefore, our model provides results
which are in good agreement with the numerical integration
of the Landauer integral and is more accurate compared to
analytical expressions of the drain current in other existing
compact models.
Fig. 3 compares the intrinsic transconductance, g∗m =
∂I/∂ψcc, calculated analytically and numerically at different
values of drain–source voltage Vds for the SB-CNTFET with
a gate length of 20 nm. The maximum relative error between
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Fig. 4. Source–drain current I measured (data are from [3]) and calculated
in the analytical model as a function of gate voltage Vgs at the drain–source
voltage Vds equal to -0.01 and -0.4 V. The empty squares correspond to
measured data extracted from the output characteristics at Vds = −0.4 V.
CNT chirality (17, 0), bandgap Eg = 0.647 eV, CNT diameter dCNT = 1.33
nm, SB hight φb = 0.13 eV, characteristic length λ = 5 nm, gate length
Lg = 9 nm, gate oxide capacitance per unit length Cox = 419 aF/um,
correction parameter ∆ = 0.0045 and temperature T = 300 K.
the analytical and numerical results is about 8 percent. The gm
reaches its maximum value at ψgmaxcc , which mainly depends
on the rate of electron reflection from the SBs located at the
source and drain.
In the CNTs with a channel length less than 10 nm,
the electron transport is nearly ballistic due to a lack of
electron–phonon scattering. Therefore, to test the validity of
our analytical model, we compare the simulation results with
the experimental data for a bottom gate CNTFET with the
gate length Lg = 9 nm [3]. In the subthreshold region of the
short–channel device operation, the source–to–drain tunneling
and band–to–band tunneling at the drain side cause an increase
of the off–current [32]. To take into account this effect in
our calculations, we replace the TE current (10) by the
subthreshold current (21) at qψcc < Em(0)− φb. We use the
value of the subthreshold slope SS = 94 mV/decade extracted
from the experimental data in [3]. The solution method to
self–consistently calculate the CNT potential ψcc(Vg) was
adopted from [33]. For the bottom gate CNTFETs, the (gate-
to-channel) oxide capacitance per unit length is defined as
Cox = 2πǫ0ǫr/arccosh(1 + 2tox/dCNT) [52]. For the HfO2
gate dielectric with a thickness of tox = 3 nm and a relative
dielectric constant of ǫr ≈ 18, the gate oxide capacitance
is equal to 419 aF/um at dCNT = 1.33 nm. For the sake
of simplicity, we do not consider the coupling capacitance
between the gate and source/drain.
Fig. 4 shows the transfer characteristics obtained in the
analytical model compared with the experimental data for the
bottom gate p–type CNTFET at the drain–source voltage Vds
equal to -0.01 and -0.4 V. There is a disagreement between
the measured transfer characteristic and the data extracted
from the output characterisics at Vds = −0.4 V due to a
trap–induced hysteresis in the experimental data [53]. Since
the analytical model does not take into account the interface
scattering at the non-ideal metal-CNT contact, additional series
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Fig. 5. Source–drain current I calculated by the analytical model as a function
of drain–source voltage Vds at the gate voltage Vgs equal to -0.36, -0.6, -0.89,
-1.29, and -1.74 V in comparison with the trap–affected output characteristics
(data are from [3]) measured at Vgs =-0.3, -0.5, -0.7, -0.9, -1.1 V. CNT
chirality (17, 0), bandgap Eg = 0.647 eV, CNT diameter dCNT = 1.33 nm,
SB hight φb = 0.13 eV, characteristic length λ = 5 nm, gate length Lg = 9
nm, gate oxide capacitance per unit length Cox = 419 aF/um, correction
parameter ∆ = 0.0045 and temperature T = 300 K.
resistances is needed to fit the experimental data. In addition,
the combination of the quantum mechanical reflection from the
potential barrier and electron–phonon scattering gives a nearly
energy independent reduction of the ballistic current across
the SB [54]. Hence, the current obtained with the analytical
model was scaled down by a constant factor of 0.85. The
best agreement between the measurement data and simulation
results is found if the bias independent SB height, φb, is 0.13
eV and characteristic length, λ, is 5 nm. In this case, both
φb and λ serve as fitting parameters. At low Vg , fitting the
I − V characteristics can be done by adjusting φb, whereas
the change of λ allows to fit the characteristics at a high bias.
Fig. 5 depicts the output characteristics obtained by the
analytical model compared with the experimental data for
the bottom gate p–type CNTFET at different gate voltages.
In comparison with experimental data, the simulated output
characteristics are obtained at different values of Vg due to
the trap–induced hysteresis (see Fig.4).
Our model does not take into consideration the electron
band–to–band tunneling and multiple reflections between the
SBs located at the source and drain, which lead to a slight
increase of the total electron transmission probability to tunnel
through the channel at a small bias. Also, the electron reflec-
tions from the SBs are not taken into account in the charge
calculations [33] adopted in our model, which would cause
a small increase of the tube potential ψcc at a large drain–
source voltage. The validation of the charge model for one-
dimensional ballistic Schottky-Barrier transistors represents a
separate problem, which requires an additional study.
V. CONCLUSION
An analytical model for ballistic MOSFET-like one-
dimensional transistors with SB contacts has been developed.
The model is free from numerical integration, therefore, it
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significantly decreases the evaluation times and eases the
implementation of the model in Verilog-A. The developed
semi–empirical formulation of the subthreshold current allows
to accurately describe the experimental data. The implemen-
tation of the derived analytical I − V expressions in Verilog-
A, which is supported by all commercially available circuit
simulators, along with a physics-based charge expression will
support accurate and predictive simulation needed for de-
signing mixed-signal and analog high-frequency circuits [55].
The total current is differentiable throughout all regions of
operation. We have introduced a piece-wise approximation
for Fermi–Dirac distribution function and modified the trans-
mission probability using simple elementary functions, which
allow to simplify the current calculations. Our analytical I−V
expressions can be used for the analysis of experimental data
as well as for performance predictions for different SB heights,
characteristic lengths, and either electron effective mass or
band gap of channel material for quasi-1D SB-FETs based
on both semiconductor nanowires and nanotubes.
REFERENCES
[1] International Roadmap for Devices and Systems. MORE MOORE.
White Paper. 2016 Edition. [Online]. Available: http://irds.ieee.org/
[2] J. Guo, S. Datta, and M. Lundstrom, “A numerical study of scaling
issues for Schottky-Barrier carbon nanotube transistors,” IEEE Trans.
Electron Devices, vol. 51, no. 2, pp. 172–177, Feb 2004.
[3] A. D. Franklin, M. Luisier, S.-J. Han, G. Tulevski, C. M. Breslin,
L. Gignac, M. S. Lundstrom, and W. Haensch, “Sub-10 nm carbon
nanotube transistor,” Nano Lett., vol. 12, no. 2, pp. 758–762, Jan 2012.
[4] C. Qiu, Z. Zhang, M. Xiao, Y. Yang, D. Zhong, and L.-M. Peng, “Scaling
carbon nanotube complementary transistors to 5-nm gate lengths,”
Science, vol. 355, no. 6322, pp. 271–276, Jan 2017.
[5] J. M. Larson and J. P. Snyder, “Overview and status of metal
S/D Schottky-Barrier MOSFET technology,” IEEE Trans. Electron De-
vices, vol. 53, no. 5, pp. 1048–1058, May 2006.
[6] F. Leonard and A. A. Talin, “Electrical contacts to one- and two-
dimensional nanomaterials,” Nature Nanotech., vol. 6, no. 12, pp. 773–
783, Dec 2011.
[7] C. Chen, D. Xu, E. Kong, and Y. Zhang, “Multichannel carbon-nanotube
FETs and complementary logic gates with nanowelded contacts,” IEEE
Electron Device Lett., vol. 27, no. 10, pp. 852–855, Oct 2006.
[8] S. Heinze, M. Radosavljevi, J. Tersoff, and P. Avouris, “Unexpected scal-
ing of the performance of carbon nanotube Schottky-barrier transistors,”
Phys. Rev. B, vol. 68, no. 23, p. 235418, Dec 2003.
[9] Z. H. Chen, J. Appenzeller, J.Knoch, Y. M. Lin, and P. Avouris, “The
role of metal–nanotube contact in the performance of carbon nanotube
field-effect transistors,” Nano Lett., vol. 5, no. 7, pp. 1497–1502, Jun
2005.
[10] W. Kim, A. Javey, R. Tu, J. Cao, Q. Wang, and H. Dai, “Electrical
contacts to carbon nanotubes down to 1nm in diameter,” Appl. Phys.
Lett., vol. 87, no. 17, p. 173101, Oct 2005.
[11] A. Fediai, D. A. Ryndyk, G. Seifert, S. Mothes, M. Claus, G. Cuniberti,
and M. Schroter, “Towards an optimal contact metal for CNTFETs,”
Nanoscale, vol. 8, no. 19, pp. 10 240–10 251, Apr 2016.
[12] J. Knoch and J. Appenzeller, “Tunneling phenomena in carbon nanotube
field-effect transistors,” Phys. Stat. Sol. (A), vol. 205, no. 4, pp. 679–694,
Mar 2008.
[13] J. Svensson and E. E. B. Campbell, “Schottky barriers in carbon
nanotube-metal contacts,” J. Appl. Phys., vol. 110, no. 11, p. 111101,
Nov 2011.
[14] M. Ossaimee, S. Gamal, K. Kirah, and O. Omar, “Ballistic transport in
Schottky barrier carbon nanotube FETs,” Electron. Lett., vol. 44, no. 5,
pp. 336–337, Feb 2008.
[15] F. Leonard and D. A. Stewart, “Properties of short channel ballistic
carbon nanotube transistors with ohmic contacts,” Nanotechnology,
vol. 17, no. 18, pp. 4699–4705, Aug 2006.
[16] C. Maneux, S. Fregonese, T. Zimmer, S. Retailleau, H. N. Nguyen,
D. Querlioz, A. Bournel, P. Dollfus, F. Triozon, Y. M. Niquet, and
S. Roche, “Multiscale simulation of carbon nanotube transistors,” Solid-
State Electron., vol. 89, pp. 26–67, Nov 2013.
[17] A. Hazeghi, T. Krishnamohan, and H.-S. P. Wong, “Schottky-barrier
carbon nanotube field-effect transistor modeling,” IEEE Trans. Electron
Devices, vol. 54, no. 3, pp. 439–445, Mar 2007.
[18] D. Jimenez, X. Cartoixa, E.Miranda, J. Sune, F. A. Chaves, and
S. Roche, “A simple drain current model for Schottky-barrier carbon
nanotube field effect transistors,” Nanotechnology, vol. 18, no. 2, p.
025201, Jan 2007.
[19] P. Michetti and G. Iannaccone, “Analytical model of one-dimensional
carbon-based Schottky-barrier transistors,” IEEE Trans. Electron De-
vices, vol. 57, no. 7, pp. 1616–1625, Jul 2010.
[20] S. Sinha, A. Balijepalli, and Y. Cao, “Compact model of carbon nanotube
transistor and interconnect,” IEEE Trans. Electron Devices, vol. 56,
no. 10, pp. 2232–2242, Oct 2009.
[21] G. Zhu, X. Zhou, T. S. Lee, L. K. Ang, G. H. See, S. Lin, Y.-K.
Chin, and K. L. Pey, “A compact model for undoped silicon-nanowire
MOSFETs with Schottky-Barrier source/drain,” IEEE Trans. Electron
Devices, vol. 56, no. 5, pp. 1100–1109, May 2009.
[22] R. A. Vega, “On the modeling and design of Schottky field-effect
transistors,” IEEE Trans. Electron Devices, vol. 53, no. 4, pp. 866–874,
Apr 2006.
[23] ——, “Comparison study of tunneling models for Schottky field effect
transistors and the effect of Schottky barrier lowering,” IEEE Trans.
Electron Devices, vol. 53, no. 7, pp. 1593–1600, Jul 2006.
[24] ——, “Corrections to “On the modeling and design of Schottky
field-effect transistors”and “Comparison study of tunneling models for
Schottky field effect transistors and the effect of Schottky barrier
lowering”,” IEEE Trans. Electron Devices, vol. 53, no. 9, p. 2423, Sep
2006.
[25] T. Kazmierski, D. Zhou, B. Al-Hashimi, and P. Ashburn, “Numerically
efficient modeling of CNT transistors with ballistic and nonballistic
effects for circuit simulation,” IEEE Trans. Nanotechnol., vol. 9, no. 1,
pp. 99–107, Jan 2010.
[26] J. Deng and H.-S. P. Wong, “A compact SPICE model for carbon-
nanotube field-effect transistors including nonidealities and its applica-
tion – Part II: Full device model and circuit performance benchmarking,”
IEEE Trans. Electron Devices, vol. 54, no. 12, pp. 3195–3205, Dec 2007.
[27] M. Najari, S. Fregonese, C. Maneux, H. Mnif, N. Masmoudi, and
T. Zimmer, “Schottky barrier carbon nanotube transistor: Compact
modeling, scaling study, and circuit design applications,” IEEE Trans.
Electron Devices, vol. 58, no. 12, pp. 195–205, Jan 2011.
[28] R. Ragi, R. V. T. da Nobrega, U. R. Duarte, and M. A. Romero, “An
explicit quantum-mechanical compact model for the I–V characteristics
of cylindrical nanowire MOSFETs,” IEEE Trans. Nanotechnol., vol. 15,
no. 4, pp. 627–634, Jul 2016.
[29] G. Zhu, X. Zhou, Y.-K. Chin, K. L. Pey, J. Zhang, G. H. See, S. Lin,
Y. Yan, and Z. Chen, “Subcircuit compact model for dopant-segregated
Schottky gate-all-around Si-nanowire MOSFETs,” IEEE Trans. Electron
Devices, vol. 57, no. 4, pp. 772–781, Apr 2010.
[30] J. Luo, L. Wei, C.-S. Lee, A. D. Franklin, X. Guan, E. Pop, D. A.
Antoniadis, and H.-S. P. Wong, “Compact model for carbon nanotube
field-effect transistors including nonidealities and calibrated with exper-
imental data down to 9-nm gate length,” IEEE Trans. Electron Devices,
vol. 60, no. 6, pp. 1834–1843, Jun 2013.
[31] C.-S. Lee, E. Pop, A. D. Franklin, W. Haensch, and H.-S. P. Wong, “A
compact virtual-source model for carbon nanotube FETs in the sub-10-
nm regime – Part I: Intrinsic elements,” IEEE Trans. Electron Devices,
vol. 62, no. 9, pp. 3061–3069, Sep 2015.
[32] ——, “A compact virtual-source model for carbon nanotube FETs
in the sub-10-nm regime – Part II: Extrinsic elements, performance
assessment, and design optimization,” IEEE Trans. Electron Devices,
vol. 62, no. 9, pp. 3070–3078, Sep 2015.
[33] S. Fregonese, H. C. d’Honincthun, J. Goguet, C. Maneux, T. Zimmer,
J.-P. Bourgoin, P. Dollfus, and S. Galdin-Retailleau, “Computationally
efficient physics–based compact CNTFET model for circuit design,”
IEEE Trans. Electron Devices, vol. 55, no. 6, pp. 1317–1327, Jun 2008.
[34] M. Schroter, M. Haferlach, A. Pacheco-Sanchez, S. Mothes, P. Sakalas,
and M. Claus, “A semiphysical large–signal compact carbon nanotube
FET model for analog RF applications,” IEEE Trans. Electron Devices,
vol. 62, no. 1, pp. 52–60, Jan 2015.
[35] M. Schroter, M. Haferlach, and M. Claus. (2015) CCAM Compact
carbon nanotube field-effect transistor model. (version 2.0.3). nanoHUB.
[Online]. Available: https://doi.org/10.4231/D3VD6P595
[36] S.-H. Oh, D. Monroe, and J. M. Hergenrother, “Analytic description
of short-channel effects in fully-depleted double-gate and cylindrical,
surrounding-gate mosfets,” IEEE Electron Device Lett., vol. 21, no. 9,
pp. 445–447, Sep 2000.
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. X, NO. XX, DECEMBER XX 8
[37] A. Rahman, J. Guo, S. Datta, and M. S. Lundstrom, “Theory of ballistic
nanotransistors,” IEEE Trans. Electron Devices, vol. 50, no. 9, pp. 1853–
1864, Sep 2003.
[38] S. Mothes, M. Claus, and M. Schroeter, “Toward linearity in Schottky
barrier CNTFETs,” IEEE Trans. Nanotechnol., vol. 14, no. 2, pp. 372–
378, Mar 2015.
[39] S. M. Sze and K. K. Ng, Physics of Semiconductor Devices. John
Wiley & Sons, Inc., 2007.
[40] R. Tung, “The physics and chemistry of the Schottky barrier height,”
Appl. Phys. Rev., vol. 1, no. 1, p. 011304, Jan 2014.
[41] J. W. Mintmire and C. T. White, “Universal density of states for carbon
nanotubes,” Phys. Rev. Lett., vol. 81, no. 12, pp. 2506–2509, Sep 1998.
[42] E. J. Fuller, D. Pan, B. L. Corso, O. T. Gul, and P. G. Collins, “Mean
free paths in single-walled carbon nanotubes measured by Kelvin probe
force microscopy,” Phys. Rev. B, vol. 89, no. 24, p. 245450, Dec 2014.
[43] A. D. Franklin and Z. Chen, “Length scaling of carbon nanotube
transistors,” Nature Nanotechnol., vol. 5, no. 12, pp. 858–862, Dec 2010.
[44] Z. Zhang, S. Wang, L. Ding, X. Liang, T. Pei, J. Shen, H. Xu, Q. Chen,
R. Cui, Y. Li, and L.-M. Peng, “Self-aligned ballistic n-type single-
walled carbon nanotube field-effect transistors with adjustable threshold
voltage,” Nano Lett., vol. 8, no. 11, pp. 3696–3701, Nov 2008.
[45] M. Purewal, B. Hong, A. Ravi, B. Chandra, J. Hone, and P. Kim,
“Scaling of resistance and electron mean free path of single-walled
carbon nanotubes,” Phys. Rev. Lett., vol. 98, no. 12, p. 186808, May
2007.
[46] Z. Yao, C. L. Kane, and C. Dekker, “High-field electrical transport in
single-wall carbon nanotubes,” Phys. Rev. Lett., vol. 84, no. 13, pp.
2941–2944, Mar 2000.
[47] S. Datta, Electronic Transport in Mesoscopic Systems. Cambridge
University Press, 1995.
[48] F. Lether, “An elementary approximation for exp(x2)erfc(x),” J.
Quant. Spectrasc. Radiat. Transfer, vol. 43, no. 6, pp. 511–513, Jun
1990.
[49] F. Lether and P. Wenston, “Elementary approximations for Dawson’s
integral,” J. Quant. Spectrasc. Radiat. Transfer, vol. 46, no. 4, pp. 343–
345, Oct 1991.
[50] S. Sykora. (2012) Dawson integral approximation. [Online]. Available:
https://doi.org/10.3247/SL4Soft12.001
[51] F. Balestra, Ed., Nanoscale CMOS: Innovative Materials, Modeling and
Characterization. John Wiley & Sons, 2013.
[52] J. Deng and H.-S. P. Wong, “Modeling and analysis of planar-gate elec-
trostatic capacitance of 1-D FET with multiple cylindrical conducting
channels,” IEEE Trans. Electron Devices, vol. 54, no. 9, pp. 2377–2385,
Sep 2007.
[53] M. Haferlach, A. Pacheco, P. Sakalas, M. Alexandru, S. Hermann,
T. Nardmann, M. Schroter, and M. Claus, “Electrical characterization of
emerging transistor technologies: Issues and challenges,” IEEE Trans.
Nanotechnol., vol. 15, no. 4, pp. 619–626, Jul 2016.
[54] E. Y. Lee and L. J. Schowalter, “Phonon scattering and quantum
mechanical reflection at the Schottky barrier,” J. Appl. Phys., vol. 70,
no. 4, pp. 2156–2162, Aug 1991.
[55] M. Schroter, M. Claus, P. Sakalas, M. Haferlach, and D. Wang, “Carbon
nanotube fet technology for radio-frequency electronics: State-of-the-art
overview,” IEEE J. Electron Devices Soc., vol. 1, no. 1, pp. 9–20, Jan
2013.
